Dr. Alberto Ferreira De Souza
Revision as of 14:50, 19 April 2008 (edit) Alberto (Talk | contribs) ← Previous diff |
Revision as of 14:51, 19 April 2008 (edit) (undo) Alberto (Talk | contribs) Next diff → |
||
Line 1: | Line 1: | ||
- | Alberto Ferreira De Souza | ||
Departamento de Informática - UFES | Departamento de Informática - UFES | ||
- | Ph.D. in Computer Science - Univesity College London - 1999 | + | Ph.D. in Computer Science - Univesity College London - 1999 |
- | M.Sc. in System Engineering and Computer Science - COPPE/UFRJ - 1993 | + | M.Sc. in System Engineering and Computer Science - COPPE/UFRJ - 1993 |
- | MEng in Eletronics Engeneering - UFRJ - 1988 | + | MEng in Eletronics Engeneering - UFRJ - 1988 |
Research Areas : | Research Areas : |
Revision as of 14:51, 19 April 2008
Departamento de Informática - UFES
Ph.D. in Computer Science - Univesity College London - 1999 M.Sc. in System Engineering and Computer Science - COPPE/UFRJ - 1993 MEng in Eletronics Engeneering - UFRJ - 1988
Research Areas :
Computer Architecture High-Performance Computing Parallel Processing Neural Networks Cognitive Science
Contact Info:
Av. Dante Micheline, 2431, APT 803 29066-430 - Vitória - ES Phone: +55 (27) 4009 2126, 3225 7834 (home), 8817 4716 (cel.) Fax: +55 (27) 4009 2850
Contents |
Short Biography
Dr. Alberto Ferreira De Souza is a Professor of Computer Science and Coordinator of the Laboratório de Computação de Alto Desempenho (LCAD – High Performance Computing Laboratory) at the Universidade Federal do Espírito Santo (UFES), Brazil. He received B. Eng. (Cum Laude) in electronics engineering and M. Sc. in systems engineering and computer science from Universidade Federal do Rio de Janeiro (COPPE/UFRJ), Brazil, in 1988 and 1993, respectively; and Doctor of Philosophy (Ph.D) in computer science from the University College London, United Kingdom in 1999. He has authored/co-authored one USA patent and over 60 publications. He has edited proceedings of four conferences (two IEEE sponsored conferences), is a Standing Member of the Steering Committee of the International Conference in Computer Architecture and High Performance Computing (SBAC-PAD), and Coordinator of the Technical Committee on Computer Architecture and High Performance Computing of the Brazilian Computer Society (SBC).
Dr. De Souza held the following positions in UFES and elsewhere: Computer Engineering Course Coordinator – UFES (1994-1996), member of the Board of Directors of the Regional Council of Engineering of Espírito Santo (CREA-ES) – CREA-ES (1995-1996), Head of the Computer Science Department – UFES (2000), Vice-Dean of the School of Engineering – UFES (2001-2004), Director Superintendent of the Institute of Technology – UFES (2003-2004), and Pro-Provost of Planning and Development – UFES (2004-2007). At the present time, Alberto is Vice-President of the Administrative Council of the Espírito Santo Science and Technology Foundation (FEST) – FEST, and head of Steering Committee of the Vitória High Speed Metropolean Area Network (METROVIX) – METROVIX.
Alberto Ferreira De Souza is Comendador of the order of Rubem Braga.
Research Interests
Research Grants and Sponsorships
Honors, Scholarships and Awards
Publications
Dissertation and Thesis
Patents
Book Chapters
Conference Proceedings Edited
Journals Guest Edited
Journal Papers
- DE SOUZA, A. F. ; Buyya, Rajkumar . Guest Editorial Introduction to the Special Issue on the 18th International Symposium on Computer Architecture and High Performance Computing. International Journal of Parallel Programming, v. 36, p. 1-5, 2008.
- ROUNCE, Peter ; DE SOUZA, A. F. . Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture. International Journal of Parallel Programming, v. 1, p. 1000-1015, 2008.
- Claudine S. B. Gonçalves ; PEDRONI, Felipe Thomaz ; De Souza, Alberto F. . Multi-Label Text Classification using VG-RAM Weightless Neural Networks (submetido). IEEE Transactions on Pattern Analysis and Machine Intelligence, v. -, p. ----, 2007.
- SOUZA, Sotério Ferreira de ; De Souza, Alberto F. ; AMORIM, Claudio Luiz de ; LIMA, P. M. V. ; ROUNCE, Peter . Hardware Supported Synchronization Primitives for Multiprocessors (submetido). Cluster Computing, v. -, p. ----, 2007.
- CARNEIRO, Raphael Vivacqua ; DIAS, Stiven Schwanz ; FARDIM JÚNIOR, Dijalma ; OLIVEIRA, Hallysson ; GARCEZ, Artur D'avila ; De Souza, A. F. . Improving VG-RAM Neural Networks Performance Using Knowledge Correlation. Lecture Notes in Computer Science, Berlin, v. 4232, p. 427-436, 2006.
- ALMEIDA, Fernando Líbio Leite ; FREITAS, Christian Daros de ; De Souza, A. F. ; REIS JUNIOR, Neyval Costa . O Efeito da Latência no Desempenho da Arquitetura DTSVLIW. Revista Engenharia Ciência Tecnologia, Vitória - ES, v. 7, n. 2, p. 39-52, 2004.
- NASCIMENTO, Edilson Luiz Do ; REIS JUNIOR, Neyval Costa ; De Souza, A. F. ; SANTOS, Jane Meri . Parallel Performance of a 3D Navier-Stokes Solution Algorithm for Clusters of Workstations. Revista Engenharia Ciência Tecnologia, Vitória - ES, v. 7, n. 1, p. 47-56, 2004.
- KOMATI, Karin Satie ; De Souza, A. F. . Using Weightless Neural Networks for Vergence Control in an Artificial Vision System . Journal Of Applied Bionics And Biomechanics, Auckland, New Zealand, v. 1, n. 1, p. 21-32, 2003.
- De Souza, A. F. ; ROUNCE, Peter . Dynamically Scheduling VLIW Instructions. Journal of Parallel and Distributed Computing, Orlando, Florida - USA, v. 60, n. 12, p. 1480-1511, 2000.
- De Souza, A. F. ; ROUNCE, Peter . Effect of Multicycle Instructions on the Integer Performance of the Dynamically Trace Scheduled VLIW Architecture. Lecture Notes in Computer Science, v. 1593, p. 1203-1206, 1999.
- De Souza, A. F. ; ROUNCE, Peter . Dynamically Trace Scheduled VLIW Architectures. Lecture Notes in Computer Science, Berlin, v. 1401, p. 993-995, 1998.
- De Souza, A. F. ; FERNANDES, Edil Severiano Tavares ; WOLFE, A. . On the Balance of VLIW Architectures. Journal of Systems Architecture, The Netherlands, v. 43, p. 15-22, 1997.
- FERNANDES, Edil Severiano Tavares ; AMORIM, Claudio Luiz de ; BARBOSA, Valmir Carneiro ; FRANÇA, Felipe Maia Galvão ; De Souza, A. F. . MPH - A Hybrid Parallel Machine. Microprocessing And Microprogramming, The Netherlands, v. 25, p. 229-232, 1989.