Dr. Alberto Ferreira De Souza
| Revision as of 20:02, 19 April 2008 (edit) Alberto (Talk | contribs) (→Conference Proceedings Edited) ← Previous diff |
Revision as of 20:20, 19 April 2008 (edit) (undo) Alberto (Talk | contribs) Next diff → |
||
| Line 73: | Line 73: | ||
| # Alba C. M. A. Melo, Alberto F. De Souza, A. F., Mario A. R. Dantas, ''Anais do II Workshop em Sistemas Computacionais de Alto Desempenho'', Universidade de Brasília, 2001. | # Alba C. M. A. Melo, Alberto F. De Souza, A. F., Mario A. R. Dantas, ''Anais do II Workshop em Sistemas Computacionais de Alto Desempenho'', Universidade de Brasília, 2001. | ||
| - | === | + | === Journal Guest Edited === |
| + | * Alberto F. De Souza, Rajkumar Buyya, Guest Editorial Introduction to the Special Issue on the 18th International Symposium on Computer Architecture and High Performance Computing. International Journal of Parallel Programming, v. 36, p. 1-5, 2008. | ||
| === Journal Papers === | === Journal Papers === | ||
| - | # | + | # Peter Rounce, Alberto F. De Souza, Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture, International Journal of Parallel Programming, v. 1, p. 1000-1015, 2008. |
| - | + | # Claudine S. B. Gonçalves, Felipe T. Pedroni, Alberto F. De Souza, Multi-Label Text Classification using VG-RAM Weightless Neural Networks (submitted). Neurocomputing, 2008. | |
| - | # Claudine S. B. Gonçalves | + | # Raphael V. Carneiro, Stiven S. Dias, Dijalma Fardim Jr., Hallysson Oliveira, Artur D'avila Garcez, Alberto F. De Souza, Improving VG-RAM Neural Networks Performance Using Knowledge Correlation, Lecture Notes in Computer Science, Berlin, v. 4232, p. 427-436, 2006. |
| - | # | + | # Fernando L. L. Almeida, Christian D. Freitas, Alberto F. De Souza, Neyval C. Reis Jr., O Efeito da Latência no Desempenho da Arquitetura DTSVLIW, Revista Engenharia Ciência Tecnologia, Vitória - ES, v. 7, n. 2, p. 39-52, 2004. |
| - | + | # Edilson L. Nascimento, Neyval C. Reis Jr., Alberto F. De Souza, Jane M. Santos, Parallel Performance of a 3D Navier-Stokes Solution Algorithm for Clusters of Workstations, Revista Engenharia Ciência Tecnologia, Vitória - ES, v. 7, n. 1, p. 47-56, 2004. | |
| - | # | + | # Karin S. Komati, Alberto F. De Souza, Using Weightless Neural Networks for Vergence Control in an Artificial Vision System, Journal Of Applied Bionics And Biomechanics, Auckland, New Zealand, v. 1, n. 1, p. 21-32, 2003. |
| - | # | + | # Alberto F. De Souza, Peter Rounce, Dynamically Scheduling VLIW Instructions, Journal of Parallel and Distributed Computing, Orlando, Florida - USA, v. 60, n. 12, p. 1480-1511, 2000. |
| - | # | + | # Alberto F. De Souza, Peter Rounce, Effect of Multicycle Instructions on the Integer Performance of the Dynamically Trace Scheduled VLIW Architecture, Lecture Notes in Computer Science, v. 1593, p. 1203-1206, 1999. |
| - | # De Souza, | + | # Alberto F. De Souza, Peter Rounce, Dynamically Trace Scheduled VLIW Architectures, Lecture Notes in Computer Science, Berlin, v. 1401, p. 993-995, 1998. |
| - | # De Souza, | + | # Alberto F. De Souza, Edil S. T. Fernandes, A. Wolfe, On the Balance of VLIW Architectures, Journal of Systems Architecture, The Netherlands, v. 43, p. 15-22, 1997. |
| - | # De Souza, | + | # Edil S. T. Fernandes, Claudio L. Amorim, Valmir C. Barbosa, Felipe M. G. França, Alberto F. De Souza, MPH - A Hybrid Parallel Machine, Microprocessing And Microprogramming, The Netherlands, v. 25, p. 229-232, 1989. |
| - | # De Souza, | + | |
| - | # | + | |
| === Conference Papers === | === Conference Papers === | ||
Revision as of 20:20, 19 April 2008
Professor, Departamento de Informática - UFES
- Ph.D. in Computer Science - Univesity College London - 1999
- M.Sc. in System Engineering and Computer Science - COPPE/UFRJ - 1993
- MEng in Eletronics Engeneering - UFRJ - 1988
- Lattes Curriculum (in Portuguese)
Research Interests:
Contact Info:
- alberto at LCAD dot Inf dot UFES dot br
- Av. Dante Micheline, 2431, APT 803
- 29066-430 - Vitória - ES
- Brazil
- Phone: +55 (27) 4009 2126, 3225 7834 (home), 8817 4716 (cel.)
- Fax: +55 (27) 4009 2850
Contents |
Short Biography
Dr. Alberto Ferreira De Souza is a Professor of Computer Science and Coordinator of the Laboratório de Computação de Alto Desempenho (LCAD – High Performance Computing Laboratory) at the Universidade Federal do Espírito Santo (UFES), Brazil. He received B. Eng. (Cum Laude) in electronics engineering and M. Sc. in systems engineering and computer science from Universidade Federal do Rio de Janeiro (COPPE/UFRJ), Brazil, in 1988 and 1993, respectively; and Doctor of Philosophy (Ph.D) in computer science from the University College London, United Kingdom in 1999. He has authored/co-authored one USA patent and over 60 publications. He has edited proceedings of four conferences (two IEEE sponsored conferences), is a Standing Member of the Steering Committee of the International Conference in Computer Architecture and High Performance Computing (SBAC-PAD), and Coordinator of the Technical Committee on Computer Architecture and High Performance Computing of the Brazilian Computer Society (SBC).
Dr. De Souza held the following positions in UFES and elsewhere: Computer Engineering Course Coordinator – UFES (1994-1996), member of the Board of Directors of the Regional Council of Engineering of Espírito Santo (CREA-ES) – CREA-ES (1995-1996), Head of the Computer Science Department – UFES (2000), Vice-Dean of the School of Engineering – UFES (2001-2004), Director Superintendent of the Institute of Technology – UFES (2003-2004), and Pro-Provost of Planning and Development – UFES (2004-2007). At the present time, Alberto is Vice-President of the Administrative Council of the Espírito Santo Science and Technology Foundation (FEST) – FEST, and president of Steering Committee of the Vitória High Speed Metropolitan Area Network (METROVIX) – METROVIX.
Alberto Ferreira De Souza is Comendador of the order of Rubem Braga.
Research Grants
- Alberto F. De Souza, “Many-Core Systems Architecture (Arquitetura de Sistemas Computacionais com Muitos Núcleos de Processamento em um Único CI)”, Brazilian National Council for Scientific and Technological Development (Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 2008-, Amount: U$17,000.
- Alberto F. De Souza (coordinator), Andréa M. P. Valli, Lúcia Catabriga, Flávio M. Varejão, Thomas W. Rauber, Sérgio A. A. Freitas, Alvaro L. G. A. Coutinho, Maria C. Monard, “Strengthening the Areas of High Performance Computing and Computational Intelligence of the Computer Science Graduate Research Program of UFES (Fortalecimento das Áreas de Computação de Alto Desempenho e Inteligência Computacional do Programa de Pós-Graduação em Informática da UFES)”, Brazilian National Council for Scientific and Technological Development (Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 2007-, Amount: U$90,000.
- Alberto F. De Souza (coordinator), Andréa M. P. Valli, Lúcia Catabriga, Neyval C. Reis Jr., “Modernization of UFES High Performance Computing Infrastructure (Modernização da Infra-Estrutura de Pesquisa da Área de Computação de Alto Desempenho da UFES)”, Brazilian National Council for Scientific and Technological Development (Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 2006-, Amount: U$160,000.
- Alberto F. De Souza (coordinator), Elias Oliveira, Eliana Zandonade, Hannu Tapio Ahonen, Felipe Maia Galvão França, Priscila Machado Vieira, “Automated Text Categorization into the National Classification of Economic Activites (Classificação Automática em CNAE-Subclasse)”, Brazilian Internal Revenue Service (Secretaria da Receita Federal – SRF), 2006-, Amount: U$1,500,000.
- Alberto F. De Souza (steering committee president) - UFES, Ademar Manoel Stange – CEFETES, Elisardo C. Vasquez – EMESCAM, João Luiz Paste – PMV, Luis Antônio Bassani – INCAPER, Sílvio Henrique Brunoro Grillo – GOV-ES, Valter Luiz dos Santos Cordeiro – RNP, “Vitória High Speed Metropolitan Area Network (Rede Metropolitana de Alta Velocidade de Vitória – METROVIX)”, Brazilian Research and Projects Financing Agency (Financiadora de Estudos e Projetos – FINEP), 2005-, Amount: U$700,000.
- Alberto F. De Souza (coordinator), Franco Machado, “Length, Area and Volume Measurement Automation (Automatizando a Medição de Dimensões, Áreas e Volumes)”, State of Espírito Santo Research Foundation (Fundação de Apoio a Pesquisa do Estado do Espírito Santo – FAPES), 2005-2007, Amount: U$15,000.
- Alberto F. De Souza, “New Architectures for High Performance Computing based on Dynamic Instruction Scheduling (Novas Arquiteturas de Alto Desempenho Baseadas no Escalonamento Dinâmico de Instruções)”, Brazilian National Council for Scientific and Technological Development (Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 2005-2007, Amount: U$17,000.
- Alberto F. De Souza, “Advanced Computer and Memory Hierarchy Architectures (Arquiteturas de Computadores e Hierarquias de Memória Avançadas)”, Brazilian National Council for Scientific and Technological Development (Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 2005-2006, Amount: U$14,000.
- Alberto F. De Souza, Claudio L. Amorim (coordinator), “Platform for Secure Access to Video-on-Demand for Wireless Mobile Devices with QoS Guarantees (Plataforma de Acesso Seguro a Vídeo Sob Demanda para Dispositivos Móveis Sem Fio com Garantia de Qualidade de Serviço)”, Brazilian Research and Projects Financing Agency (Financiadora de Estudos e Projetos – FINEP), 2004-2006, Amount: U$470,000.
- Alberto F. De Souza (coordinator), Dijalma Fardim, Neyval C. Reis Jr. Hallysson Oliveira, Stiven S. Dias, “Automated System for Volume Measurement based on Artificial Vision (Sistema Automático de Medição de Volumes Baseado em Visão Artificial)”, Vitória Science and Technology Development Fund (Fundo de Apoio à Ciência e Tecnologia – FACITEC), 2004-2005, U$7,000.
- Alberto F. De Souza (coordinator), Andréa M. P. Valli, Lúcia Catabriga, Neyval C. Reis Jr., “Improving the Infrastructure of the High Performance Computing Laboratory (Melhorias de Infra-Estrutura para o Funcionamento do LCAD)”, Brazilian Research and Projects Financing Agency (Financiadora de Estudos e Projetos – FINEP), 2004-2005, Amount: U$44,000.
- Alberto F. De Souza, “Advanced Processor Architectures (Arquiteturas Avançadas de Processador)”, Brazilian National Council for Scientific and Technological Development (Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 2003-2005, Amount: U$17,000.
Honors, Scholarships and Awards
- Comendador of the Order of Rubem Braga (Comendador da Ordem Ruben Braga), Town of Cachoeiro de Itapemirim (Prefeitura Municipal de Cachoeiro de Itapemirim), 2005.
- Honor Award for outstanding contributions to the Town of Vitória (Honra ao Mérito em Reconhecimento ao Inestimável Valor dos Serviços Prestados em Prol da Comunidade Vitoriense), Vitória City Legislative Chamber (Câmara Municipal de Vitória), 2003.
- Ph.D. Scholarship of CAPES (Bolsa de Doutorado da Coordenação de Aperfeiçoamento de Pessoal de Nível Superior - CAPES), 1996-1999.
- M.Sc. Scholarship of the Brazilian National Council for Scientific and Technological Development (Bolsa de Mestrado do Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 1989-1990.
- Diploma Cum Laude for Outstanding Results in Electronics Engineering (Diploma Cum Laude pelos Resultados Alcançados no Curso de Engenharia Eletrônica), Universidade Federal do Rio de Janeiro, 1990.
- Best Paper in the VII National Undergraduate Science Competition of the Brazilian Computer Society (Primeiro Lugar no VII Concurso de Trabalhos de Iniciação Científica da Sociedade Brasileira de Computação), Brazilian Computer Society, 1988.
- Undergraduate Scholarship of the Brazilian National Council for Scientific and Technological Development (Bolsa de Iniciação Científica do Conselho Nacional de Desenvolvimento Científico e Tecnológico – CNPq), 1989-1990.
Publications
Dissertation and Thesis
- Thesis - Integer Performance Evaluation of the Dynamically Trace Scheduled VLIW Architecture, University College London (UCL), United Kingdom, Supervisor: Peter Rounce, 1999.
- Dissertation - Evaluating the Parameters of a VLIW Architecture (Avaliando os Parâmetros de uma Arquitetura VLIW), Universidade Federal do Rio de Janeiro (UFRJ), Rio De Janeiro, Brazil, Supervisor: Edil Severiano Tavares Fernandes, 1993.
Patents
- Alberto F. De Souza, Claudio L. Amorim, Distributed Global Clock for Clusters of Computers, United States Patent No. 7240230. Filing Date: 09/16/2003. Publication Date: 07/03/2007.
- Alberto F. De Souza, Claudio L. Amorim, Relógio Global Distribuído para Clusters de Computadores, Privilégio de Inovação No. PI0300100-8, 10 de Janeiro de 2003 (Depósito).
Book Chapter
- Dijalma Fardim Jr., Karin S. Komati, Alberto F. De Souza, Arquitetura do Sistema Visual Humano: Uma Abordagem Computacional, III Escola Regional de Informática RJ/ES, Sociedade Brasileira de Computação, 2003, pp. 95-126.
Conference Proceedings Edited
- Alberto F. De Souza, Rajkumar Buyya, Wagner Meira Jr., Proceedings of the 18th International Symposium on Computer Architecture and High Performance Computing - SBAC-PAD'2006, IEEE Computer Society, 2006.
- Alberto F. De Souza, Cesar A. F. De Rose, Neyval C. Reis Jr., Anais do III Workshop em Sistemas Computacionais de Alto Desempenho, Sociedade Brasileira de Computação, 2002.
- Alberto F. De Souza, Claudio L. Amorim, Neyval C. Reis Jr., Proceedings of the 14th Symposium on Computer Architecture and High Performance Computing, IEEE Computer Society, 2002.
- Alba C. M. A. Melo, Alberto F. De Souza, A. F., Mario A. R. Dantas, Anais do II Workshop em Sistemas Computacionais de Alto Desempenho, Universidade de Brasília, 2001.
Journal Guest Edited
- Alberto F. De Souza, Rajkumar Buyya, Guest Editorial Introduction to the Special Issue on the 18th International Symposium on Computer Architecture and High Performance Computing. International Journal of Parallel Programming, v. 36, p. 1-5, 2008.
Journal Papers
- Peter Rounce, Alberto F. De Souza, Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture, International Journal of Parallel Programming, v. 1, p. 1000-1015, 2008.
- Claudine S. B. Gonçalves, Felipe T. Pedroni, Alberto F. De Souza, Multi-Label Text Classification using VG-RAM Weightless Neural Networks (submitted). Neurocomputing, 2008.
- Raphael V. Carneiro, Stiven S. Dias, Dijalma Fardim Jr., Hallysson Oliveira, Artur D'avila Garcez, Alberto F. De Souza, Improving VG-RAM Neural Networks Performance Using Knowledge Correlation, Lecture Notes in Computer Science, Berlin, v. 4232, p. 427-436, 2006.
- Fernando L. L. Almeida, Christian D. Freitas, Alberto F. De Souza, Neyval C. Reis Jr., O Efeito da Latência no Desempenho da Arquitetura DTSVLIW, Revista Engenharia Ciência Tecnologia, Vitória - ES, v. 7, n. 2, p. 39-52, 2004.
- Edilson L. Nascimento, Neyval C. Reis Jr., Alberto F. De Souza, Jane M. Santos, Parallel Performance of a 3D Navier-Stokes Solution Algorithm for Clusters of Workstations, Revista Engenharia Ciência Tecnologia, Vitória - ES, v. 7, n. 1, p. 47-56, 2004.
- Karin S. Komati, Alberto F. De Souza, Using Weightless Neural Networks for Vergence Control in an Artificial Vision System, Journal Of Applied Bionics And Biomechanics, Auckland, New Zealand, v. 1, n. 1, p. 21-32, 2003.
- Alberto F. De Souza, Peter Rounce, Dynamically Scheduling VLIW Instructions, Journal of Parallel and Distributed Computing, Orlando, Florida - USA, v. 60, n. 12, p. 1480-1511, 2000.
- Alberto F. De Souza, Peter Rounce, Effect of Multicycle Instructions on the Integer Performance of the Dynamically Trace Scheduled VLIW Architecture, Lecture Notes in Computer Science, v. 1593, p. 1203-1206, 1999.
- Alberto F. De Souza, Peter Rounce, Dynamically Trace Scheduled VLIW Architectures, Lecture Notes in Computer Science, Berlin, v. 1401, p. 993-995, 1998.
- Alberto F. De Souza, Edil S. T. Fernandes, A. Wolfe, On the Balance of VLIW Architectures, Journal of Systems Architecture, The Netherlands, v. 43, p. 15-22, 1997.
- Edil S. T. Fernandes, Claudio L. Amorim, Valmir C. Barbosa, Felipe M. G. França, Alberto F. De Souza, MPH - A Hybrid Parallel Machine, Microprocessing And Microprogramming, The Netherlands, v. 25, p. 229-232, 1989.